I hereby certify that the correspondence is being deposited with the United states Postal Service as first class mail with sufficient postage in an envelope the seed to: Commissioner for Patents, Washington,

D.C. 20231 on

March 6, 2002

Date of Deposit

Joseph F. Hetz - Reg. No. 41,070

Name of Applicant, Assignee or Registered Representative

Patent Our Case No. 10519-60

\$6 cd

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Applicat	ion of: Ilkbahar et al.)		
Serial No.:	10/024,647))	Group Art Unit:	2185
Filed:	December 14, 2001))	•	
For:	Memory Device and Method for Storing Bits in Non-Adjacent Storage Locations in a Memory Array)))		

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents Washington, D.C. 20231

Dear Sir:

Pursuant to the obligation under 37 C.F.R. § 1.56 and in conformance with 37 C.F.R. §§ 1.97-1.99, Applicants hereby submit documents A1-A30 listed on the attached form PTO-1449 for consideration by the Examiner. Copies of these documents are enclosed herewith.

Applicants request that the Examiner review the entire disclosure of these documents and make them of record.

The filing of this Information Disclosure Statement does not constitute an admission that the information cited herein is, or is considered to be, material to patentability as defined in 37 C.F.R. § 1.56(b). Further, Applicants reserve the right to contest that any of the information submitted herewith is prior art against the present application.

Dated: March 6, 2002

Respectfully submitted,

Joseph F. Hetz Reg. No. 41,070

Attorney for Applicants

BRINKS HOFER
GILSON & LIONE
P.O. Box 10395
Chicago, Illinois 60610
(312) 321-4719

FORM PTO-1449	MAR 1 2 2002 \$		SERIAL NO.	CASE NO.
	2 2002 6	10/024,647	10519/60	
LIST OF PATE	AND PUBLIC	ATIONS FOR	FILING DATE	GROUP ART UNIT
APPLICANT'S	STATEMENT	SCLOSURE	December 14, 2001	2185
(use several sheets if	necessary)	-	APPLICANT(S): ILKBAHAR ET AL.	

REFERENCE DESIGNATION U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS/ SUBCLASS	FILING DATE
	A1	6,236,587	05/22/01	GUDESEN ET AL.		
	A2	6,034,882	03/07/00	JOHNSON ET AL.		
	A3	5,835,396	11/10/98	ZHANG .		
	A4	5,784,391	07/21/98	Konigsburg		
	A5	5,469,450	11/21/95	CHO ET AL.		
	A6	5,313,425	05/17/94	LEE ET AL.		
	A7	4,646,266	02/24/87	OVSHINSKY ET AL.		
	A8	6,216,247	04/10/01	CRETA ET AL.		
	A9	6,185,122	02/06/01	JOHNSON ET AL.		
•	A10	6,016,269	01/18/00	PETERSON ET AL.		
	A11	5,943,254	08/24/99	BAKEMAN, JR. ET AL.		
	A12	5,835,509	11/10/98	SAKO ET AL.		
	A13	5,796,694	08/18/98	SHIRANE		
	A14	5,708,667	01/13/98	HAYASHI		
	A15	5,432,729	07/11/95	CARSON ET AL.		
	A16	5,872,790	02/16/99	DIXON		

FOREIGN PATENT DOCUMENTS

EXAMINER		DOCUMENT			CLASS/	TRANS	LATION
INITIAL		NUMBER	DATE	COUNTRY	SUBCLASS	YES	NO
	A17	WO 99/14763	03/25/99	PCT			

EXAMINER INITIAL	OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.)				
	A18	"Computer Engineering: Hardware Design," M. Morris Mano, Chapter 6-4 Error Detection and Correction, pages 199-202 (1988).			
	A19	"Reed-Solomon Codes," http://www.4i2i.com/reed_solomon_codes.htm, 8 pages (1998).			
	A20	"The Norton Desktop (Version 3 For Windows) User's Guide," pp. 16-1 - 16-6 (1993).			
	A21	"Exotic Memories, Diverse Approaches," EDN Asia, pages 22-33 (September 2001).			
	A22	"A Vertical Leap for Microchips," Thomas H. Lee, Scientific American, 8 pages (January 2002; printed December 10, 2001).			
	A23	"Three-Dimensional Memory Array and Method of Fabrication," U.S. Patent Application Serial No. 09/560,626, filed April 28, 2000; inventor: Johan Knall.			
	A24	"Write-Once Memory Array Controller, System, and Method," U.S. Patent Application Serial No. 09/638,427, filed August 14, 2000; inventors: Derek J. Bosch, Christopher S. Moore, Daniel C. Steere, and J. James Tringali.			

EXAMINER	DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

· · · · · · · · · · · · · · · · · · ·	~ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		Page 2 of 2
FORM PTO-1449	A mon	SERIAL NO.	CASE NO.
(· N	AR 1 2 2002 &	10/024,647	10519/60
LIST OF PATENTS AND PUB	LICATIONSFOR	FILING DATE	GROUP ART UNIT
APPLICANT'S INFORMAND STATEMENT	N DISCLOS RE	December 14, 2001	2185
STATEMENT	& TRADEMAN		
(use several sheets if necessary)		APPLICANT(S): Ilkbahar et al.	

EXAMINER INITIAL		OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.)
	A25	"Low-Cost Three-Dimensional Memory Array," U.S. Patent Application Serial No. 09/638,428, filed August 14, 2000; inventors: Mark G. Johnson, Thomas H. Lee, Vivek Subramanian, and P. Michael Farmwald.
	A26	"Modular Memory Device," U.S. Patent Application Serial No. 09/638,334, filed August 14, 2000; inventors: J. James Tringali, P. Michael Farmwald, Thomas H. Lee, Mark G. Johnson, and Derek J. Bosch.
	A27	"Memory Devices and Methods for Use Therewith," U.S. Patent Application Serial No. 09/748,589, filed December 22, 2000; inventors: Roger W. March, Christopher S. Moore, Daniel Brown, Thomas H. Lee, and Mark G. Johnson.
	A28	"Three-Dimensional Memory Array and Method for Storing Data Bits and ECC Bits Therein," U.S. Patent Application Serial No. 09/747,574, filed December 22, 2000; inventors: Thomas H. Lee, James M. Cleeves, and Mark G. Johnson.
	A29	"Method for Deleting Stored Digital Data from Write-Once Memory Device," U.S. Patent Application Serial No. 09/638,439, filed August 14, 2000; inventors: Christopher S. Moore, Derek J. Bosch, Daniel C. Steere, and L. James Tringali.
	A30	"Solid-State Memory Device Storing Program Code and Methods for Use Therewith," U.S. Patent Application Serial No. 09/775,745, filed February 2, 2001; inventors: Christopher S. Moore, Roger March, Dan Brown.

EXAMINER	DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.